Write some Verilog code that would infer latches. Draw the respective circuit. How to avoid latches in the code? Discrete Fourier transform formula and explanation. Estimate as closely as possible the time that you need to solve the test problem.
Check out your Company Bowl for anonymous work chats.