Interestingly verilog code was asked . Verilog counter design and some matlab codes. Questions about the course work and my teaching aid job. Questions on ldo were asked as part of my project. But even i was not satisfied with my performance