Logic Design Intern applicants have rated the interview process at Qualcomm with 3 out of 5 (where 5 is the highest level of difficulty) and assessed their interview experience as 100% positive. To compare, the company-average is 62.4% positive. This is according to Glassdoor user ratings.
Common stages of the interview process at Qualcomm as a Logic Design Intern according to 1 Glassdoor interviews include:
One on one interview: 100%
Here are the most commonly searched roles for interview reports -
I applied through college or university. I interviewed at Qualcomm in Nov 2012
Interview
This is a on campus interview, two rounds from two different groups, one hour for each. At that time, they asked really quite fundamental questions including timing, energy, FIFO, shift register, FSM in digital and design several small circuits in analog and asked about swing, input output impedance , gain under different circumstance.
The digital part went quite well, but I really don't know much about analog at that time.