2 lists which are connected. find the joint element
Design Verification Engineer Interview Questions
1,116 design verification engineer interview questions shared by candidates
2 rounds of Interview happened on the same day on call. Asked to code the monitor for a DUT. DUT was loaded with all the conditions with how it works which made it complex. SV constraint and some algorithm related questions were asked. All were of good quality.
Synchronous FIFO (based on the project), Memory design, C programming questions
static timing analysis
network theory
Define verilog ,systemverilog. Memory /cache
DSP, OOPs Concepts, Basics CMOS based concepts
Just asked basic questions on DSP - upsampling and downsampling
What is the difference between SV function and Verilog function?
Design Nand Gate using CMOS?
Viewing 841 - 850 interview questions