Describe the system you were verifying in your previous role
Senior Verification Engineer Interview Questions
189 senior verification engineer interview questions shared by candidates
How to write assertion with frequency
What is the most challenging task you performed in your career so far ?
Difference between copy/clone methods in UVM
Questions on UVM concepts like sequencer driver communication, monitors , scoreboards and coverage
The interviewer was from a different background, hence there wasn't any question-answer session
Can we override constraints like data members?
Why do we need a virtual interface?
Asking abut the technical question.
Describe the entire verification cycle of a particular block testing.
Viewing 71 - 80 interview questions