Name a time you have given great customer service - what was the outcome and what made you want to do it?
Verification Interview Questions
3,816 verification interview questions shared by candidates
Name a time you've been part of a team.
Digital and SV ,UVM verilog basis
Describe Yourself, project related question.
How do I feel today
Basic sv and uvm and some digital verilog.
1. Difference between inter assignment and intra assignment delay 2. Blocking and Non- blocking procedural block 3. How to design AND gate using MUX 4. Signals used in FIFO. 5. Do FIFO required address or not? 6. What do you understand by synchronous and asynchronous circuit. 7. How can we disable the randomisation ? 8. Why we use virtual interface in verification environment? 9. How to select and give in the particular testcase which were generated in generator block?
Started with self introduction What's your role in project What is constraints Clocking block Modport FIFO Polymorphism
Which area are you specialized in?
Fota overview diagnostic flashing test and defect management procedure
Viewing 2011 - 2020 interview questions