STA, timing, uvm, system verilog
Verification Interview Questions
3,814 verification interview questions shared by candidates
C++ coding for LRU policy in cache memory design
Testing of digital circuits
Phone screens: Computer Architecture (Virtual memory, Out of order execution, Hazards in a processor) Digital Logic (hardware for bit manipulation, synthesis, Verilog constructs) Programming (OOPS concepts, Data structures) Onsite: Logic Design: Verilog coding, Latches, Clock Gating Programming: OOPS, Perl, hardware modeling Verification: Verification environment, test plan, coverage Architecture: Tomasulo Algorithm, Virtual memory
Integer to Roman question on Leetcode.
Difference between blocked and non blocked.
Why do you want to work here, share with me your experience and which systems have you currently used?
Where do you see yourself in five years?
They asked a very broad range of technical questions. Considering the positions I was interviewing for that is exactly what they should have been doing. Just come prepared to let them know about and explain work experiences that you are proud of. Provide examples of engineering challenges and how you (or a team you worked on resolved it).
My previous experience and how I would fit to the role.
Viewing 2841 - 2850 interview questions