Digital: difference between latch n ff, race condition, sequential and Combinational, asynchronous and synchronous Verilog and system verilog: coding problems, assertions, race condition, functions and tasks, union, oop concept etc
Verification Interview Questions
3,813 verification interview questions shared by candidates
Amba protocols related Constraint for even and odd with modulo operator
What is blocking and non blocking What is logi,c wire , reg differ What is polymorphism What is inhertance What is object and components What is TLM port analysis port
Verilog, STA, FSM. Just go through these topics
Digital electronics, Verilog, System Verilog, UVM
Virtual interface, Functional coverage, TB
Constraints, p_sequencer, m_sequencer, tb flow, agent
Explain about your projects and major responsibilities handled?
It was a test, so technically I haven't been inerviewed.
Verilog questions and digital circuit designs
Viewing 3411 - 3420 interview questions