About system verilog , verilog, digital electronics
Verification Specialist Interview Questions
3,820 verification specialist interview questions shared by candidates
System Verilog Assertions- FIFO Based
Questions on writing constraints for the given sequence.
Q: How do you construct a 4x1 MUX using 2x1 MUXs
1)data should be <20, this was the constraint existed, but you should make the data in range 30 to 40 without using constraint_mode. 2) what the uses of bins in coverage
We want to send a specific amount of data and to prevent errors, we want to divide the data into several segments randomly within a certain size range. How can we perform this division so that there will definitely be enough data for all the remaining packets?
first was an assembly question, to implement multiplication with certain commands and few registers avaliable. second question was to build a xor gate with 4 wierd components which are sometimes Z and sometimes have output.
What do you like to do in your free time?(yeah)
If there is a bowl of fruit and you are one fruit what fruit will you be and why.
Asked about Basic Signalling like Block Section Working, Logic Circuits, Control Table Checking, Signalling Plan, CBTC Principles, Automation in C#, Process Automation & outcome. Success Ratio & feasibility of Automation in Signalling
Viewing 1341 - 1350 interview questions